这是描述信息

NEWS CENTER

Check category
Gated Clock-Practical Study
Gated Clock-Practical Study
Gated Clock-Practical Study
Time of issue : 2014-04-20 15:18:00
Gated clock-actual research July 3, 2010 4bit counter with enable, including positive edge trigger and negative edge trigger; 1. Functional simulation: 1. Circuit structure and simulation waveform: 2. Insert ICG with latch (integrated gate) Control): 1. Synthesis script: 2. Gated synthesis result: 3. Simulation waveform: 3. Insert ICG without latch: 1. Synthesis script: 1. Need to find whether there is ICG without latch in the library; 2. The corresponding gated units of the rising edge trigger register and the falling edge trigger register need to be selected separately; 3. Script: 2. Synthesis result: 3. Simulation timing diagram: 4. Note: 1. Only the rising edge output is enabled (this enables It can be any combination of the rising edge signals of a clock output.) Registers that control the rising edge can be inserted into the rising edge type ICG. 2. Only the falling edge output is enabled. Any combination of the rising edge signal of the clock output can be used.) Only the falling edge type ICG can be inserted into the register that triggers the falling edge. , You need to instantiate the ICG manually Or write gating logic gating. 4. If the synthesis script is changed to the following script, the synthesis will be maintained, and the result will be inserted into the ICG with latch structure; 4. Insert the discrete gate with latch: 1. Gate integrated script: 2. Gate integrated result: 3 . Emulation waveform: 5. Insert discrete gate without latch: 1. Integrated pin
Gated clock-actual research July 3, 2010 4bit counter with enable, including positive edge trigger and negative edge trigger; 1. Functional simulation: 1. Circuit structure and simulation waveform: 2. Insert ICG with latch (integrated gate) Control): 1. Synthesis script: 2. Gated synthesis result: 3. Simulation waveform: 3. Insert ICG without latch: 1. Synthesis script: 1. Need to find whether there is ICG without latch in the library; 2. The corresponding gated units of the rising edge trigger register and the falling edge trigger register need to be selected separately; 3. Script: 2. Synthesis result: 3. Simulation timing diagram: 4. Note: 1. Only the rising edge output is enabled (this enables It can be any combination of the rising edge signals of a clock output.) Registers that control the rising edge can be inserted into the rising edge type ICG. 2. Only the falling edge output is enabled. Any combination of the rising edge signal of the clock output can be used.) Only the falling edge type ICG can be inserted into the register that triggers the falling edge. , You need to instantiate the ICG manually Or write gating logic gating. 4. If the synthesis script is changed to the following script, the synthesis will be maintained, and the result will be inserted into the ICG with latch structure; 4. Insert the discrete gate with latch: 1. Gate integrated script: 2. Gate integrated result: 3 . Emulation waveform: 5. Insert discrete gate without latch: 1. Integrated pin
How to ensure the quality of verification-revised draft
How to ensure the quality of verification-revised draft
How to ensure the quality of verification-revised draft
Time of issue : 2014-04-20 15:10:00
Verification on February 28, 2010 is a guarantee of design quality, and no design can run accurately without verification. Therefore, it is very important to verify how to ensure the quality. The whole verification work is mainly manifested in two aspects in form: 1. Verification points; 2. Verification environment (including test cases) Verification environment is the carrier of verification points and the specific implementation of verification points. For the project, it also includes the organization of the verification. The qualification of the verified organizer will determine whether the verification of the real project can be carried out smoothly. For verification points, its focus is completeness; for verification environments, its focus is
Verification on February 28, 2010 is a guarantee of design quality, and no design can run accurately without verification. Therefore, it is very important to verify how to ensure the quality. The whole verification work is mainly manifested in two aspects in form: 1. Verification points; 2. Verification environment (including test cases) Verification environment is the carrier of verification points and the specific implementation of verification points. For the project, it also includes the organization of the verification. The qualification of the verified organizer will determine whether the verification of the real project can be carried out smoothly. For verification points, its focus is completeness; for verification environments, its focus is
Use the information in the library to calculate power manually
Use the information in the library to calculate power manually
Use the information in the library to calculate power manually
Time of issue : 2014-04-20 01:59:00
To compare the power consumption of the two circuits, a common approach is to run the sdf file out of the STA, simulate the waveform after the vcs run out, and then use the primepower tool to analyze the power consumption. For simple gate-level circuits, such a process appears complicated and inefficient, and then manual power consumption may be more useful.
To compare the power consumption of the two circuits, a common approach is to run the sdf file out of the STA, simulate the waveform after the vcs run out, and then use the primepower tool to analyze the power consumption. For simple gate-level circuits, such a process appears complicated and inefficient, and then manual power consumption may be more useful.
Previous page
1
2
…
4

Shenzhen simbond Technology Co., Ltd

  ↵Address: room 701 and 702, building 12, Shenzhen Software Park Phase II, Keji Zhonger Road, Nanshan District, Shenzhen

Fax：0755-86338595

Zip：518057

这是描述信息
这是描述信息
这是描述信息

COPYRIGHT(©)2017 Shenzhen simbond Technology Co., Ltd 粤ICP备14005068号   Powered by  www.300.cn